

EXHIBIT 7

Williams Wireless Technologies et al.
v.
Research in Motion, et al.

**Plaintiffs' Amended Disclosures
Pursuant to Local Rule 3-1**

Infringing Instrumentalities of:

Nokia, Inc.

STATEMENT REGARDING ACCUSED

NOKIA WIRELESS COMMUNICATIONS PRODUCTS

The accompanying claim chart explains the basis for infringement of claims 1, 2, 3, 4, 6 and 7 of U.S. Patent No. 4,809,297 (the '297 Patent) by Nokia's wireless communications products. Each of Nokia's products include a wireless chipset that enables the mobile device to communicate over a wireless network, including the two-way transmission of signals.

Nokia's chipsets are proprietary and the schematic details of each proprietary chipset is confidential to Nokia. However, over time certain details of Nokia's confidential chipset designs leak into the public domain, which information forms the basis of the following analysis. The following claim charts detail Plaintiff's infringement position concerning all products including the chipsets identified as "Nokia Chipset 1" and "Nokia Chipset 2." These bases apply to all of Nokia's presently identified products including the wireless mobile phones identified in the Complaint and hereinafter, which, for purposes of this action, are believed to be functionally equivalent from an infringement standpoint.

Williams Wireless Technologies and Polansky Electronics, Ltd. reserve the right to refine and improve the claim charts as discovery progresses and, in particular, after Nokia provides full information regarding its products pursuant to Local Rule 3-4. In addition, Williams Wireless Technologies and Polansky Electronics, Ltd reserve the right to supplement the claim charts once they are provided with discovery regarding each of the Nokia wireless communications devices named herein and have had an opportunity to obtain testimony on the accused and suspected products from Nokia.

Unless otherwise stated herein, the specified element of each asserted claim is believed to be literally present in the accused instrumentality.

Pursuant to Local Rule 3-1, and for each claim asserted hereinafter, Williams Wireless Technologies and Polansky Electronics, Ltd. identify the following:

Williams Electronics Limited F.M.I.D. Facsimile Mobile Interface Data Device Model R100-5767.


Nokia Chipset 1

Certain of Nokia's wireless mobile devices, in particular at least the Nokia 9500 (pictured), have been manufactured and delivered incorporating the Nokia Chipset 1," which is a proprietary chipset based on licensed technology. The only publicly available information describing the particular functionality and inner details of this chipset are found in various confidential Service Manuals which have found their way into the public domain.


The simplified schematic diagram presented below was created by the Plaintiff for the purpose of evaluating certain of Nokia's products. This schematic abstracts the various detailed schematics publicly available, reproduced below as Appendix A. The components set forth in this schematic correspond to a component with a detailed schematic in Appendix A. The "Nokia Chipset 1" (represented below) includes circuitry and componentry that causes the device to interface a data transfer device with a radio transceiver, as claimed in U.S. Patent 4,809,297.




Plaintiff further alleges that other devices manufactured by Nokia and other Defendants that incorporate the identified chipset also infringe in the same manner as detailed below. For the purpose of this Claim Chart, an "accused instrumentality" is any device of the Defendant that incorporates the features and functionality embodied in this chipset.



CLAIM CHART

<p>1. An interface to connect a data transfer device with a radio transceiver</p> <p><i>comprising:</i></p>	<p>The accused device includes the chipset identified above, which is an interface to connect a data transfer device with a radio transceiver.</p>
	<p>The accused device includes several components, any one or more of which constitute a data transfer device. In one example, the accused device includes a keyboard (identified as "A") which is a data transfer device.</p> <div style="text-align: right; margin-top: 20px;">  </div> <p>Other components coupled to the identified chipset may also constitute a "data transfer device", such as any one or more devices connected to the "System Connector" portion of the identified chipset below.</p> <div style="text-align: right; margin-top: 20px;">  </div>


The accused device further includes a radio transceiver as identified in the representative chipset diagram reproduced to the right. The components constituting the radio transceiver include the RF-part, the WLAN RF, and the Bluetooth components.



Transceiver Portion of
Chipset 1

a **receiving circuit** to receive a data signal in a given form from said **transceiver**,


The identified chipset embedded in the accused instrumentality includes a receiving circuit embedded within the component identified as "UPP, Flash". The UPP (Universal Phone Processor) includes both a receiving circuit and a transmitting circuit, as is more evident with reference to the detailed schematic reproduced as "Schematic 4" in Appendix A.



The receiving circuit receives a data signal in a given form from the transceiver.

a **transmitting circuit** to transmit a data signal in said given form to said **transceiver**,


The identified chipset embedded in the accused instrumentality includes a transmitting circuit embedded within the component identified as "UPP, Flash". The UPP (Universal Phone Processor) includes both a receiving circuit and a transmitting circuit, as is more evident with reference to the detailed schematic reproduced as "Schematic 4" in Appendix A.





The transmitting circuit transmits a data signal in a given form to the transceiver.



a **data bus** to transfer one of said data signals between said device and the respective circuit,



The identified chipset component includes a data bus that operates to transfer data between the data transfer device and the receiving circuit, and to transfer data between the data transfer device and the transmitting circuit. The data bus is identified in the representative schematic as the "GENIO" bus and the "USB" bus.



	<p>The data bus is also partially contained within the integrated circuit forming the APE-CPU chip as a series of etched conductive paths or links between the functional blocks illustrated below in the chip set. The data bus also further includes or couples to any of the dual memory buses, the general-purpose interface bus, the address/data microprocessor bus and other internal buses.</p>
switch means to connect one of said circuits with said data bus	<p>The accused instrumentalities include switch means that connect one of the receiving or transmitting circuits with the data bus. The identified chipset includes transistors and other logic gates for alternately coupling components of the chipset one to another for the purpose of isolating, blocking, routing and or conditioning of the data signals to connect the data bus with either of the receiving or transmitting circuits. The transistors and other logic gates may be implemented within the microprocessor or DSP identified as the "APE-CPU" in the representative schematic.</p>  <p>The switch means comprises various logic gates and transistors that are in electrical cooperation with each of the various sub-components of the identified chip set that perform the function of the switch means. These various logic gates and transistors function to effectively connect the transmitting circuit or the receiving circuit to the data bus.</p>
and control means to control said switch means,	<p>The accused instrumentalities include electronic circuitry operable to control the switch means, to connect one of the transmitting or receiving circuits with the data bus.</p> <p>The control means is a microprocessor or digital</p> 

	<p>signal processor (DSP) in the accused instrumentality executing code that provides logic for determining whether to connect one of the transmitting or receiving circuits with the data bus. The microprocessor under control of the source code is a special purpose machine including various logic gates and transistors, such as AND gates, flip-flops and inverters, that perform the function of the control means. The control means is illustrated in the representative schematic as the APE-CPU.</p> <p>The processors control the switching means to effectively connect the transmitting circuit of the receiving circuit to the data bus, to control the operation of the bus connection according to the intended destination of the signal to or from the data transfer device, to follow the change in the operational mode, to disconnect the connection in the unwanted route, and to maintain the effective connection in the wanted route.</p>
said control means being responsive to a signal from said data transfer device,	In the accused instrumentalities, the control means responds to a signal from any one or more of the data transfer devices. The signal comprises a change of state in one or more data bits that signals a change in the operational mode of the data transfer device and/or data ready to be transmitted or otherwise handled by the control means on behalf of the data transfer devices.
which is indicative of a change in the operational mode thereof	In the accused instrumentalities, the signal from the data transfer device consists of one or more bi-stable digital bits having states of logic “1” and logic “0” indicative of a change in operational mode respectively. A change from logic “0” to logic “1” or vice versa indicates a change in the operational mode of the data transfer device.
to disconnect said one circuit and connect the other of said circuits to said data bus.	<p>In the accused instrumentalities, a change in logic state of the signal received from the data transfer device, results in the control means and switch means operatively terminating effective communication between one of the transmitting or receiving circuits over the data bus.</p> <p>Illustrated in Schematic 4 in Appendix A, the control means and the switch means operatively alternate modes of operation between transmission mode and receive mode, which causes the data transmission paths to alternate between the receiving circuitry and the transmitting circuitry.</p>

<p>2. An interface according to claim 1</p> <p>wherein said signals are transferred between said data transfer device and said transceiver in serial form.</p>	<p>The accused instrumentalities include each of the elements specified by Claim 1.</p> <p>In addition, the data transfer devices included in the chip sets used in each accused instrumentality use a serial bus to transfer data with the transceiver. Accordingly, data are transferred between the data transfer device and the transceiver in serial form in the accused instrumentalities.</p> <p>Where the data transfer device is implemented as a component attached the Universal Serial Bus (USB), the data signals are necessarily being transferred serially, which is an inherent feature of the Universal Serial Bus, illustrated at the right.</p> 
<p>3. An interface according to claim 2</p> <p>wherein said control means operates upon said transceiver to condition said transceiver to a transmit mode upon connection of said databus with said transmitting circuit.</p>	<p>The accused instrumentalities include each of the elements specified by Claim 2.</p> <p>In addition, the control means in the form of a microprocessor or digital signal processor, such as the APE-CPU processor illustrated below, executing code functions to direct the transceiver to transmit when the control means and switch means operate to enable communication of data from the transmitting circuit to the transceiver over the data bus.</p> 

<p>4. An interface according to claim 2</p> <p>wherein said control means is responsive to a change from an inactive to an active condition to connect said data bus to said transmitting circuit.</p>	<p>The accused instrumentalities include each of the elements specified by Claim 2.</p> <p>In addition, the control means in the form of a microprocessor executing code functions to enable data transfer from the data bus to the transmitting circuit when the user desires to communicate information. Such activation is indicated by a change in logic state in one or more logic bits within the microprocessor executing the code.</p>
<p>6. An interface according to claim 4</p> <p>including amplifying means in said receiving circuit.</p>	<p>The Nokia accused instrumentalities include each of the elements specified by Claim 4.</p> <p>The baseband circuits in the UEMK, the WLAN BB, and Bluetooth handle analog signals, therefore they must include integrated amplifiers. The amplifiers are designed for low-supply-voltage operations, and employ "push-pull" circuits at their output stages to achieve maximum available voltage swings and low signal distortions.</p> 
<p>7. An interface according to claim 6</p> <p>wherein a buffer amplifier is included in said transmitting circuit to isolate said switch means and said transceiver.</p>	<p>The Nokia accused instrumentalities include each of the elements specified by Claim 6.</p> <p>The baseband circuits in the UEMK, the WLAN BB, and Bluetooth handle analog signals, therefore they must include integrated amplifiers, which operate as buffer amplifiers to adjust the transmitters' modulation levels. The amplifiers are designed for low-supply-voltage operations, and employ "push-pull" circuits at their output stages to achieve maximum available voltage swings and low signal distortions.</p> 


Nokia Chipset 2

Certain of Nokia's wireless mobile devices, in particular at least the Nokia 7610 (pictured), have been manufactured and delivered incorporating the "Nokia Chipset 2," which is a proprietary chipset based on licensed technology. The only publicly available information describing the particular functionality and inner details of this chipset are found in various confidential Service Manuals which have found their way into the public domain.


The simplified schematic diagram presented below was created by the Plaintiff for the purpose of evaluating certain of Nokia's products. This schematic abstracts the various detailed schematics publicly available, reproduced below as Appendix B. The components set forth in this schematic correspond to a component with a detailed schematic in Appendix B. The "Nokia Chipset 2" (represented below) includes circuitry and componentry that causes the device to interface a data transfer device with a radio transceiver, as claimed in U.S. Patent 4,809,297.




Plaintiff further alleges that other devices manufactured by Nokia and other Defendants that incorporate the identified chipset also infringe in the same manner as detailed below. For the purpose of this Claim Chart, an "accused instrumentality" is any device of the Defendant that incorporates the features and functionality embodied in this chipset.



CLAIM CHART

<p>1. An interface to connect a data transfer device with a radio transceiver</p> <p><i>comprising:</i></p>	<p>The accused device includes the chipset identified above, which is an interface to connect a data transfer device with a radio transceiver.</p>
	<p>The accused device includes several components, any one or more of which constitute a data transfer device. In one example, the accused device includes a keyboard (identified as "A") which is a data transfer device.</p> <div style="text-align: right; margin-top: 20px;">  </div> <p>Other components coupled to the identified chipset may also constitute a "data transfer device", such as any one or more devices connected to the "System Connector" portion of the identified chipset below.</p> <div style="text-align: right; margin-top: 20px;">  </div>

The accused device further includes a radio transceiver as identified in the representative chipset diagram reproduced to the right. The components constituting the radio transceiver include the RF-part and the Bluetooth components.




Transceiver Portion of
Chipset 2

a receiving circuit to receive a data signal in a given form from said **transceiver**,

The identified chipset embedded in the accused instrumentality includes a receiving circuit embedded within the component identified as

"UEME". The UEME includes both a receiving circuit and a transmitting circuit, as is more evident with reference to the detailed schematic reproduced as "Schematic 3" in Appendix B.

The receiving circuit receives a data signal in a given form from the transceiver.




a transmitting circuit to transmit a data signal in said given form to said transceiver,

The identified chipset embedded in the accused instrumentality includes a transmitting circuit embedded within the component identified as


"UEME". The UEME includes both a receiving circuit and a transmitting circuit, as is more evident with reference to the detailed schematic reproduced as "Schematic 3" in Appendix B.

The transmitting circuit transmits a data signal in a given form to the transceiver.





a data bus to transfer one of said data signals between said device and the respective circuit,



The identified chipset component includes a data bus that operates to transfer data between the data transfer device and the receiving circuit, and to transfer data between the data transfer device and the transmitting circuit. The data bus is identified in the representative schematic as the "GENIO" bus and the "USB" bus.




The data bus is also partially contained within the integrated circuit forming the UPP-MCU chip as a series of etched conductive paths or links between the functional blocks illustrated below in the chip set. The data bus also further includes or

	<p>couples to any of the dual memory buses, the general-purpose interface bus, the address/data microprocessor bus and other internal buses.</p>
switch means to connect one of said circuits with said data bus	<p>The accused instrumentalities include switch means that connect one of the receiving or transmitting circuits with the data bus. The identified chipset includes transistors and other logic gates for alternately coupling components of the chipset one to another for the purpose of isolating, blocking, routing and or conditioning of the data signals to connect the data bus with either of the receiving or transmitting circuits. The transistors and other logic gates may be implemented within the microprocessor or DSP identified as the "UPP-MCU" in the representative schematic.</p>  <p>The switch means comprises various logic gates and transistors that are in electrical cooperation with each of the various sub-components of the identified chip set that perform the function of the switch means. These various logic gates and transistors function to effectively connect the transmitting circuit or the receiving circuit to the data bus.</p>
and control means to control said switch means,	<p>The accused instrumentalities include electronic circuitry operable to control the switch means, to connect one of the transmitting or receiving circuits with the data bus.</p> <p>The control means is a microprocessor or digital signal processor (DSP) in the accused instrumentality executing code that provides logic for determining whether to connect one of the transmitting or receiving circuits with the data bus. The microprocessor under control of the source code</p> 

	<p>is a special purpose machine including various logic gates and transistors, such as AND gates, flip-flops and inverters, that perform the function of the control means. The control means is illustrated in the representative schematic as the UPP-MCU.</p> <p>The processors control the switching means to effectively connect the transmitting circuit of the receiving circuit to the data bus, to control the operation of the bus connection according to the intended destination of the signal to or from the data transfer device, to follow the change in the operational mode, to disconnect the connection in the unwanted route, and to maintain the effective connection in the wanted route.</p>
said control means being responsive to a signal from said data transfer device,	In the accused instrumentalities, the control means responds to a signal from any one or more of the data transfer devices. The signal comprises a change of state in one or more data bits that signals a change in the operational mode of the data transfer device and/or data ready to be transmitted or otherwise handled by the control means on behalf of the data transfer devices.
which is indicative of a change in the operational mode thereof	In the accused instrumentalities, the signal from the data transfer device consists of one or more bi-stable digital bits having states of logic “1” and logic “0” indicative of a change in operational mode respectively. A change from logic “0” to logic “1” or vice versa indicates a change in the operational mode of the data transfer device.
to disconnect said one circuit and connect the other of said circuits to said data bus.	<p>In the accused instrumentalities, a change in logic state of the signal received from the data transfer device, results in the control means and switch means operatively terminating effective communication between one of the transmitting or receiving circuits over the data bus.</p> <p>Illustrated in Schematic 3 in Appendix B, the control means and the switch means operatively alternate modes of operation between transmission mode and receive mode, which causes the data transmission paths to alternate between the receiving circuitry and the transmitting circuitry.</p>

<p>2. An interface according to claim 1</p> <p>wherein said signals are transferred between said data transfer device and said transceiver in serial form.</p>	<p>The accused instrumentalities include each of the elements specified by Claim 1.</p> <p>In addition, the data transfer devices included in the chip sets used in each accused instrumentality use a serial bus to transfer data with the transceiver. Accordingly, data are transferred between the data transfer device and the transceiver in serial form in the accused instrumentalities.</p> <p>Where the data transfer device is implemented as a component attached to the Universal Serial Bus (USB), the data signals are necessarily being transferred serially, which is an inherent feature of the Universal Serial Bus, illustrated at the right.</p> 
<p>3. An interface according to claim 2</p> <p>wherein said control means operates upon said transceiver to condition said transceiver to a transmit mode upon connection of said databus with said transmitting circuit.</p>	<p>The accused instrumentalities include each of the elements specified by Claim 2.</p> <p>In addition, the control means in the form of a microprocessor or digital signal processor, such as the UPP-MCU processor illustrated below, executing code functions to direct the transceiver to transmit when the control means and switch means operate to enable communication of data from the transmitting circuit to the transceiver over the data bus.</p> 


<p>4. An interface according to claim 2</p> <p>wherein said control means is responsive to a change from an inactive to an active condition to connect said data bus to said transmitting circuit.</p>	<p>The accused instrumentalities include each of the elements specified by Claim 2.</p> <p>In addition, the control means in the form of a microprocessor executing code functions to enable data transfer from the data bus to the transmitting circuit when the user desires to communicate information. Such activation is indicated by a change in logic state in one or more logic bits within the microprocessor executing the code.</p>
<p>6. An interface according to claim 4</p> <p>including amplifying means in said receiving circuit.</p>	<p>The Nokia accused instrumentalities include each of the elements specified by Claim 4.</p> <p>The baseband circuits in the UEME and the Bluetooth modules handle analog signals, therefore they must include integrated amplifiers. The amplifiers are designed for low-supply-voltage operations, and employ "push-pull" circuits at their output stages to achieve maximum available voltage swings and low signal distortions.</p> 

7. An interface according to claim 6

wherein a buffer amplifier is included in said transmitting circuit to isolate said switch means and said transceiver.

The Nokia accused instrumentalities include each of the elements specified by Claim 6.

The baseband circuits in the UEME and the Bluetooth modules handle analog signals, therefore they must include integrated amplifiers, which operate as buffer amplifiers to adjust the transmitters' modulation levels. The amplifiers are designed for low-supply-voltage operations, and employ "push-pull" circuits at their output stages to achieve maximum available voltage swings and low signal distortions.




Appendix "A"

Detailed Schematic Diagrams Reproduced from:


Service Manual 9500 Level 1&2, Nokia Corporation (2004)

Schematic 1




DCT-4 Common Baseband

Schematic 2




System Connector

Schematic 3




Schematic 4




UPP, Flash

Schematic 5




APE Overview Connection

Schematic 6




OMAP, IRDA, MMC

Schematic 7




Audio DAC, Audio Amplifier

Schematic 8




Bluetooth

Schematic 9




Hinge Camera flex connector, interface


Schematic 10



Schematic 11




Schematic 12




Flex Foil

Schematic 13



QWERTY keyboard

Schematic 14




Copyright © Nokia 2004. All rights reserved.

Page 15


RF-part

Schematic 15




Signal overview Side 1

Schematic 16



Signal Overview Side 2


Schematic 17



Component Finder Bottom Side

Schematic 18

Schematics / Layouts																		RA-2/3																															
Component finder Top side																																																	
B	2218	R1	2254	P2	2273	S3	C161	N1	4404	H9	4804	L5	C1086	N6	3318	F6	3403	O9	6427	D1	6432	C5	7338	F9	2708	S6	0	B211	P4	4615	E6	4400	M16	17830	U2	R	H2202	P2	6440	H60	4489	H7	3338	D6	R6433	D4	7322	R7	V
B2200	S2	Z2	2255	P2	2274	S3	C162	N3	4405	H10	4805	L6	C1087	N5	3319	F6	3404	O3	6428	D3	6432	C8	7339	F9	2709	S6	0	B212	P4	4616	E6	4401	M16	17831	U2	R2200	P2	6441	H61	4489	H7	3339	D6	R6434	D4	7323	R7	W5	
A2400	S1	Z1	2256	P1	2275	S2	C163	N4	4406	H11	4806	L7	C1088	N7	3320	F7	3405	O4	6429	D4	6433	C9	7340	F9	2710	S7	0	B213	P4	4617	E6	4402	M16	17832	U2	R2400	P2	6442	H62	4489	H7	3340	D6	R6435	D4	7324	R7	W6	
A2400	H1	Z1	2256	P1	2275	S2	C163	N4	4407	H12	4807	L8	C1089	N8	3320	F7	3405	O5	6430	D5	6434	C10	7341	F9	2711	S7	0	B213	P4	4617	E6	4403	M16	17833	U2	R2400	P2	6443	H63	4489	H7	3341	D6	R6436	D4	7325	R7	W7	
A2400	H2	Z2	2256	P2	2275	S3	C163	N5	4408	H13	4808	L9	C1090	N9	3321	F8	3406	O6	6431	D6	6435	C11	7342	F9	2712	S8	0	B214	P4	4618	E6	4404	M16	17834	U2	R2400	P2	6444	H64	4489	H7	3342	D6	R6437	D4	7326	R7	W8	
A2400	H3	Z3	2256	P3	2275	S4	C163	N6	4409	H14	4809	L10	C1091	N10	3322	F9	3407	O7	6432	D7	6436	C12	7343	F9	2713	S9	0	B214	P4	4618	E6	4405	M16	17835	U2	R2400	P2	6445	H65	4489	H7	3343	D6	R6438	D4	7327	R7	W9	
A2400	H4	Z4	2256	P4	2275	S5	C163	N7	4410	H15	4810	L11	C1092	N11	3323	F10	3408	O8	6433	D8	6437	C13	7344	F9	2714	S10	0	B215	P4	4619	E6	4406	M16	17836	U2	R2400	P2	6446	H66	4489	H7	3344	D6	R6439	D4	7328	R7	W10	
A2400	H5	Z5	2256	P5	2275	S6	C163	N8	4411	H16	4811	L12	C1093	N12	3324	F11	3409	O9	6434	D9	6438	C14	7345	F9	2715	S11	0	B215	P4	4619	E6	4407	M16	17837	U2	R2400	P2	6447	H67	4489	H7	3345	D6	R6440	D4	7329	R7	W11	
A2400	H6	Z6	2256	P6	2275	S7	C163	N9	4412	H17	4812	L13	C1094	N13	3325	F12	3410	O10	6435	D10	6439	C15	7346	F9	2716	S12	0	B216	P4	4620	E6	4408	M16	17838	U2	R2400	P2	6448	H68	4489	H7	3346	D6	R6441	D4	7330	R7	W12	
A2400	H7	Z7	2256	P7	2275	S8	C163	N10	4413	H18	4813	L14	C1095	N14	3326	F13	3411	O11	6436	D11	6440	C16	7347	F9	2717	S13	0	B216	P4	4620	E6	4409	M16	17839	U2	R2400	P2	6449	H69	4489	H7	3347	D6	R6442	D4	7331	R7	W13	
A2400	H8	Z8	2256	P8	2275	S9	C163	N11	4414	H19	4814	L15	C1096	N15	3327	F14	3412	O12	6437	D12	6441	C17	7348	F9	2718	S14	0	B217	P4	4621	E6	4410	M16	17840	U2	R2400	P2	6450	H70	4489	H7	3348	D6	R6443	D4	7332	R7	W14	
A2400	H9	Z9	2256	P9	2275	S10	C163	N12	4415	H20	4815	L16	C1097	N16	3328	F15	3413	O13	6438	D13	6442	C18	7349	F9	2719	S15	0	B217	P4	4621	E6	4411	M16	17841	U2	R2400	P2	6451	H71	4489	H7	3349	D6	R6444	D4	7333	R7	W15	
A2400	H10	Z10	2256	P10	2275	S11	C163	N13	4416	H21	4816	L17	C1098	N17	3329	F16	3414	O14	6439	D14	6443	C19	7350	F9	2720	S16	0	B218	P4	4622	E6	4412	M16	17842	U2	R2400	P2	6452	H72	4489	H7	3350	D6	R6445	D4	7334	R7	W16	
A2400	H11	Z11	2256	P11	2275	S12	C163	N14	4417	H22	4817	L18	C1099	N18	3330	F17	3415	O15	6440	D15	6444	C20	7351	F9	2721	S17	0	B218	P4	4622	E6	4413	M16	17843	U2	R2400	P2	6453	H73	4489	H7	3351	D6	R6446	D4	7335	R7	W17	
A2400	H12	Z12	2256	P12	2275	S13	C163	N15	4418	H23	4818	L19	C1100	N19	3331	F18	3416	O16	6441	D16	6445	C21	7352	F9	2722	S18	0	B219	P4	4623	E6	4414	M16	17844	U2	R2400	P2	6454	H74	4489	H7	3352	D6	R6447	D4	7336	R7	W18	
A2400	H13	Z13	2256	P13	2275	S14	C163	N16	4419	H24	4819	L20	C1101	N20	3332	F19	3417	O17	6442	D17	6446	C22	7353	F9	2723	S19	0	B219	P4	4623	E6	4415	M16	17845	U2	R2400	P2	6455	H75	4489	H7	3353	D6	R6448	D4	7337	R7	W19	
A2400	H14	Z14	2256	P14	2275	S15	C163	N17	4420	H25	4820	L21	C1102	N21	3333	F20	3418	O18	6443	D18	6447	C23	7354	F9	2724	S20	0	B220	P4	4624	E6	4416	M16	17846	U2	R2400	P2	6456	H76	4489	H7	3354	D6	R6449	D4	7338	R7	W20	
A2400	H15	Z15	2256	P15	2275	S16	C163	N18	4421	H26	4821	L22	C1103	N22	3334	F21	3419	O19	6444	D19	6448	C24	7355	F9	2725	S21	0	B220	P4	4624	E6	4417	M16	17847	U2	R2400	P2	6457	H77	4489	H7	3355	D6	R6450	D4	7339	R7	W21	
A2400	H16	Z16	2256	P16	2275	S17	C163	N19	4422	H27	4822	L23	C1104	N23	3335	F22	3420	O20	6445	D20	6449	C25	7356	F9	2726	S22	0	B221	P4	4625	E6	4418	M16	17848	U2	R2400	P2	6458	H78	4489	H7	3356	D6	R6451	D4	7340	R7	W22	
A2400	H17	Z17	2256	P17	2275	S18	C163	N20	4423	H28	4823	L24	C1105	N24	3336	F23	3421	O21	6446	D21	6450	C26	7357	F9	2727	S23	0	B221	P4	4625	E6	4419	M16	17849	U2	R2400	P2	6459	H79	4489	H7	3357	D6	R6452	D4	7341	R7	W23	
A2400	H18	Z18	2256	P18	2275	S19	C163	N21	4424	H29	4824	L25	C1106	N25	3337	F24	3422	O22	6447	D22	6451	C27	7358	F9	2728	S24	0	B222	P4	4626	E6	4420	M16	17850	U2	R2400	P2	6460	H80	4489	H7	3358	D6	R6453	D4	7342	R7	W24	
A2400	H19	Z19	2256	P19	2275	S20	C163	N22	4425	H30	4825	L26	C1107	N26	3338	F25	3423	O23	6448	D23	6452	C28	7359	F9	2729	S25	0	B222	P4	4626	E6	4421	M16	17851	U2	R2400	P2	6461	H81	4489	H7	3359	D6	R6454	D4	7343	R7	W25	
A2400	H20	Z20	2256	P20	2275	S21	C163	N23	4426	H31	4826	L27	C1108	N27	3339	F26	3424	O24	6449	D24	6453	C29	7360	F9	2730	S26	0	B223	P4	4627	E6	4422	M16	17852	U2	R2400	P2	6462	H82	4489	H7	3360	D6	R6455	D4	7344	R7	W26	
A2400	H21	Z21	2256	P21	2275	S22	C163	N24	4427	H32	4827	L28	C1109	N28	3340	F27	3425	O25	6450	D25	6454	C30	7361	F9	2731	S27	0	B223	P4	4627	E6	4423	M16	17853	U2	R2400	P2	6463	H83	4489	H7	3361	D6	R6456	D4	7345	R7	W27	
A2400	H22	Z22	2256	P22	2275	S23	C163	N25	4428	H33	4828	L29	C1110	N29	3341	F28	3426	O26	6451	D26	6455	C31	7362	F9	2732	S28	0	B224	P4	4628	E6	4424	M16	17854	U2	R2400	P2	6464	H84	4489	H7	3362	D6	R6457	D4	7346	R7	W28	
A2400	H23	Z23	2256	P23	2275	S24	C163	N26	4429	H34	4829	L30	C1111	N30	3342	F29	3427	O27	6452	D27	6456	C32	7363	F9	2733	S29	0	B224	P4	4628	E6	4425	M16	17855	U2	R2400	P2	6465	H85	4489	H7	3363	D6	R6458	D4	7347	R7	W29	
A2400	H24	Z24	2256	P24	2275	S25	C163	N27	4430	H35	4830	L31	C1112	N31	3343	F30	3428	O28	6453	D28	6457	C33	7364	F9	2734	S30	0	B225	P4	4629	E6	4426	M16	17856	U2	R2400	P2	6466	H86	4489	H7	3364	D6	R6459	D4	7348	R7	W30	
A2400	H25	Z25	2256	P25	2275	S26	C163	N28	4431	H36	4831	L32	C1113	N32	3344	F31	3429	O29	6454	D29	6458	C34	7365	F9	2735	S31	0	B225	P4	4629	E6	4427	M16	17857	U2	R2400	P2	6467	H87	4489	H7	3365	D6	R6460	D4	7349	R7	W31	
A2400	H26	Z26	2256	P26	2275	S27	C163	N29	4432	H37	4832	L33	C1114	N33	3345	F32	3430	O30	6455	D30	6459	C35	7366	F9	2736	S32	0	B226	P4	4630	E6	4428	M16	17858	U2	R2400	P2	6468	H88	4489	H7	3366	D6	R6461	D4	7350	R7	W32	
A2400	H27	Z27	2256	P27	2275	S28	C163	N30	4433	H38	4833	L34	C1115	N34	3346	F33	3431	O31	6456	D31	6460	C36	7367	F9	2737	S33	0	B226	P4	4630	E6	4429	M16	17859	U2	R2400	P2	6469	H89	44									




Component Finder Top Side

Appendix "B"

Detailed Schematic Diagrams Reproduced from:


Service Schematics 6670/7610 Version 3.0, Nokia Corporation (2004)

Schematic 1




Baseband Connection Overview

Schematic 2




System Connector, USB, Charger

Schematic 3




UEMK, SIM, Zocus, Mic, Ear, IHF Speaker

Schematic 4




UPP, Flash, MMC, Camera

Schematic 5




Bluetooth

Schematic 6




UI, Vibra

Schematic 7




Schematic 8



Signal Overview

Schematic 9



Component Finder